


Stack and Program Counter




The Stack and Program Counter circuitry consists of counters E5, F5, H5 and J6, buffers F7 and H7, file registers E6, F6, H6, and associated gates. Counter J6 and file registers E6, F6, and H6 make up the stack circuit. The program counter increments one count (to the next sequential address) each time AVG0 goes high. Counters E5, F5 and H5 contain the address of the next data byte (instruction) to be fetched from the Vector Generator memory. Because these counters point to the next instruction in memory to be retrieved and performed, they are called the program counter.

The program counter may also be preset to "jump" to a new address. This new address can be loaded into the program counter from the vector generator memory via data shift registers C5, D5, and D6, and program-counter buffers F7 and H7.

The program counter can also be preset to "return" to a previous address which it had stored in its "stack". The stack is a 4-word 12-bit memory, used to save the contents of the program counter for future reference. It is loaded when STROBE 1 goes high. Immediately after information is written into the stack, counter J6 increments one count. Immediately before loading the program counter from the stack, counter J6 decrements one count.

Vector-Generator Address Selector



The address selector consists of demultiplexer C4, multiplexers D4, E4, F4 and H4, and decoder B4. When VMEM is low, the MPU gains access to the address inputs of the vector-generator memory. In this state, BUFFEN is from Q2 and VW (vector generator write) is low when Q2 and RWB are both low. When NORM is high, the address input to the vector-generator memory is from the vector-generator program counter and state machine. In this state, BUFFEN and VW are both held high by the pullup resistors connected to the 2B and 3B inputs of multiplexer D4.

Decoder B4 and demultiplexer C4 decode address bits AM10-AM12, and select the RAM or one of two ROMs of the vector generator memory.

This address-selecting arrangement allows the game MPU to access the vector-generator memory, write data into the vector-generator RAM to instruct the vector generator what it should do next). The address selector can then allow the vector-generator program counter and state machine to access this same area of RAM also, and read what instructions were sent to it by the game MPU.

Vector Timer Control

